Joachim Schlosser: Development and Verification of fast C/C++ Simulation Models for the Star12 Microcontroller

[Next] [Previous] [Previous-tail] [Tail] [Up]

List of Figures

2.1 Gajski-Kuhn Y-chart
2.2 Design Levels
2.3 Taxonomy Axes
2.4 Empty classification scheme
2.5 Symbol keys
2.6 Functional Model Classification
2.7 Behavioral Model Classification
2.8 Structural Model Classification
2.9 Interface Model Classification
2.10 Performance Model Classification
2.11 Mixed Level Model Classification
2.12 Data Flow Graph Model Classification
2.13 OMI model integration
2.14 Basic OMI elements
2.15 OMI execution model with callbacks
2.16 Event-driven simulation cycle with callbacks
2.17 Cycle-based simulation cycle with callbacks
2.18 General Concept
2.19 Octopus classification
2.20 Functional resolution of Octopus, another view
3.1 ATD Block Interface Diagram
3.2 Sample Hiwave output for ATD
3.3 PWM_8B6C Block Diagram
3.4 PWM Left Aligned Output
3.5 PWM Center Aligned Output
3.6 Hiwave sample output for PWM
3.7 PWM basic functional test output
3.8 PWM prescaler decrease test output
3.9 PWM re-enabling channels test output
3.10 Simulink block groups
3.11 Simulink Simulation Parameters
3.12 Simulink Block
3.13 Simulink simulation stages
3.14 Test Model for Adaptation Layer
3.15 Octopus S-function variable port number
3.16 Control and Data Flow for Adaptation Layer
3.17 Continuous sample time
3.18 Continuous sample time, zoomed
3.19 Fixed sample time, granularity 500 cycles
3.20 Fixed sample time, granularity 6500 cycles
3.21 Implementation Overview

[Next] [Previous] [Previous-tail] [Front] [Up]